

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G01B 21/08, 11/06		A1	(11) International Publication Number: WO 99/30109 (43) International Publication Date: 17 June 1999 (17.06.99)
(21) International Application Number: PCT/US98/25938 (22) International Filing Date: 7 December 1998 (07.12.98)		(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(30) Priority Data: 08/987,192 9 December 1997 (09.12.97) US		Published <i>With international search report.</i>	
(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).			
(72) Inventor: WOO, Christy, Mei-Chu; 10706 Linda Vista Drive, Cupertino, CA 95014-4020 (US).			
(74) Agent: RODDY, Richard, J.; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).			

(54) Title: ENDPOINT DETECTION METHOD FOR CMP PROCESSES

(57) Abstract

A method is disclosed that determines an endpoint to a CMP process by monitoring the surface topography (225) of the semiconductor wafer (202) being polished. When it is determined that the wafer surface has a substantially unpatterned appearance, appearing to look like a blank wafer, an endpoint to the polishing process is indicated and the CMP process stops thereafter. The method is ideal for use when polishing opaque materials where layer thickness is impractical to be measured.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

ENDPOINT DETECTION METHOD FOR CMP PROCESSES

BACKGROUND OF THE INVENTIONField of Invention

5 The invention relates to a method for detecting an endpoint in chemical-mechanical polishing of semiconductor wafers.

Background

In the production of semiconductor devices, chemical-mechanical polishing (CMP) is used to remove material from the semiconductor wafer surface to smooth the wafer surface.

10 Generally, in CMP processes, a semiconductor wafer is rubbed against an abrasive polishing pad with a controlled amount of pressure in the presence of a chemically reactive slurry. The slurry generally contains small, abrasive particles that abrade the surface of the wafer and chemicals that etch and/or oxidize the surface of the wafer. When the pad and the wafer are moved with respect to one another, material is removed from the surface of the wafer by 15 abrasive particles in the pad and in the slurry (mechanical removal) and by the chemicals (chemical removal) in the slurry.

Fig. 1 shows a generic cross-sectional representation of a CMP machine 100. The machine includes the platen 110 on which is placed an abrasive pad 115. A slurry 120 is introduced onto the surface of the abrasive pad 115 by a slurry dispenser 125. Semiconductor 20 wafer 130 is secured to carrier arm 135 so that the surface of the semiconductor wafer 130 when lowered will come into contact with slurry 120 and polishing pad 115. The platen 110 and the carrier arm 135 can each be rotated in the same direction as indicated by lines 140 and 142, can be rotated in opposing directions, or can be actuated in a back and forth manner as indicated by line 144. When the wafer surface is brought into contact with the polishing pad 25 115 and slurry 120 by the carrier arm 135, the carrier arm and the platen 110 are moved relative to one another such that the polishing pad 115 and slurry 120 remove surface material from the wafer 130.

It is important that a CMP process accurately stop polishing a wafer at a particular desired endpoint. For instance, in damascene processes, trenches are formed in an insulating 30 layer, and conductive material is made to fill the trenches. Usually, when formed, the conductive layer not only fills the trenches, but extends above the trenches as well and must be polished down. When the conductive layer is being polished, if underpolishing occurs, or not enough of the surface material is removed, conductive material will remain above the trenches, creating shorts in the semiconductor wafer. If, however, the surface is overpolished, other

problems can result such as portions of the structure breaking, or removal of too much of the conductive layer causing lack of a conductor in a desired area.

Many methods have been developed in determining CMP endpoints, for instance, measuring of load current and measuring layer thickness. Nonetheless, these methods are not particularly effective when polishing a conductive metal layer such as aluminum and/or copper.

For instance, when measuring load current to determine when the endpoint has been reached, a load to the spindle of the carrier arm will vary according to frictional forces. Thus when metal above trenches has been polished away, the frictional load will cause a change in the motor current. Such a method works well when the metal areas to be filled are for vias since vias are small compared to the rest of the insulator surface. However, when large trenches are to be filled with metal, a strong signal indicating a change in drive current will not be obtained.

Measuring layer thickness is also not very useful for detecting an endpoint when polishing a metal, or other opaque, layer. Such a technique is most useful when the layer being removed is an insulating layer, typically an oxide, which is transparent. To measure layer thickness, images of the wafer surface are taken while the insulating layer is being removed.

Such images can be taken either by oscillating the wafer off the platen where the slurry is rinsed and an image taken, or by embedding sensors in the polishing pad. The images are inspected and the thickness of the insulating layer is determined. Because insulating layers such as oxide layers are transparent, determining the insulating layer thickness is relatively easy using optical reflectometry. However, such a method will not be useful for opaque metals such as aluminum and copper.

Thus, it is desirable to develop an endpoint detection process that can be used for endpoint detection with opaque layers, such as metal layers.

SUMMARY OF THE INVENTION

In order to overcome the deficiencies described above with respect to CMP endpoint detection, particularly when polishing opaque layers, a method in accordance with the invention is disclosed. Generally described, a method in accordance with the invention monitors the surface appearance of a semiconductor wafer being polished. When the wafer surface appearance changes, an endpoint is signaled and polishing is stopped thereafter. In some embodiments of the invention, the wafer surface appearance will change from having a patterned surface to a substantially unpatterned surface. In other embodiments of the invention, the wafer surface appearance will change from having a substantially unpatterned surface to one having a patterned surface. The wafer surface appearance is optically monitored by a human eye in some embodiments, while other embodiments utilize a machine to monitor the wafer surface appearance.

A method in accordance with the invention will reduce uncertainty in the CMP stopping point over conventional processes, particularly for opaque materials. Moreover, such a process will be relatively inexpensive to implement.

BRIEF DESCRIPTION OF THE DRAWINGS

5 The invention will be described with respect to particular embodiments thereof, and reference will be made to the drawings, which are not necessarily drawn to scale, and in which:

Fig. 1 is a cross-sectional view of conventional chemical-mechanical polishing apparatus;

10 Fig. 2 is a three-dimensional, cross-sectional view of a patterned insulating layer formed on a semiconductor wafer;

Fig. 3 is a flat cross-sectional view of the insulating layer of Fig. 2 further having a barrier layer and a metal layer formed thereon;

15 Fig. 4 is the cross-sectional view of the structure shown in Fig. 3 after having been polished;

Fig. 5 is the cross-sectional view of the structure shown in Fig. 3 immediately prior to completing the CMP in accordance with the invention;

Fig. 6 is a generalized overhead view of a semiconductor wafer having a raised topography;

20 Fig. 7 is an overhead view of the wafer of Fig. 6 immediately prior to completing the CMP in accordance with the invention; and

Fig. 8, including Figs. 8a-8e, illustrate steps in accordance with one embodiment of the invention; and

25 Fig. 9 is a cross-sectional view of a dielectric layer etched with narrow trenches for forming contacts; and

Fig. 10 is a close-up, cross-sectional view of the structure of Fig. 4 and showing "dishing."

DETAILED DESCRIPTION

30 A method is provided for determining the endpoint in a CMP process where an opaque material is being polished. The method includes inspecting the wafer surface to determine if the surface appearance has changed, e.g., from a patterned surface to a substantially unpatterned surface, and vice versa. Upon confirmation of a change in appearance, an endpoint to the polish process is indicated.

Referring to Fig. 2 a dielectric layer 210 has been etched with trenches 215 as shown, 35 resulting in the layer 210 having varying elevations. Dielectric layer 210 can be formed of

oxide or other insulating materials as is known in the art. Such a dielectric layer 210 is typically formed over other layers of a semiconductor device, which are not shown. The other layers (not shown) can include insulating layers, metal layers, or active device layers. A metal, such as copper or aluminum, is to be deposited in each of the trenches 215 formed in dielectric layer 5 210.

As shown in Fig. 3, prior to forming metal layer 225, often a barrier layer 220 is grown or deposited over dielectric layer 210. Barrier layer 220 is useful to increase adhesion of the metal layer and/or improve contact resistance. When copper is to be used for metal layer 225, the barrier layer 220 is often formed of titanium nitride, titanium tungsten, tantalum, tantalum 10 nitride, or other appropriate film as is known in the art. Metal layer 225 is then deposited over dielectric 210 and barrier layer 220, if used.

As shown, the metal layer 225 is conformal to the underlying dielectric layer 210 but is not planar. In other words, the metal layer 225 replicates to some extent the topographical structure of the dielectric layer 210 beneath, also having varying elevations. It is generally 15 desirable to polish the semiconductor surface until the structure resembles that of Fig. 4, such that the surface is smooth and metal remains in trench regions 215 only.

Referring again to Fig. 3, when metal layer 225 is formed, the wafer surface will have a patterned appearance that is identifiable, often optically with the naked eye, when viewed from above resulting from the varying elevational topography. Fig. 6 illustrates a generalized 20 example of how the wafer surface might appear when the wafer 600 is viewed from above. Similarly, when polishing is finished, metal regions will be distinguishable, often visually, from dielectric regions on the wafer surface. However, when polishing the metal layer 225, a point 25 will be reached immediately prior to complete removal of the undesirable portions of the metal layer when the wafer surface will have a distinct appearance from that demonstrated in Figs. 3, 4, and 6. This visually distinct appearance of the wafer is shown in Figs. 5 and 7. As shown in Fig. 5, the surface of the metal layer 225 will be substantially smooth and as shown in Fig. 7, when viewed from above the wafer will appear to look like a blank wafer having nothing developed upon it. The surface of the wafer will have few, if any, identifiable pattern marks.

This point where the wafer has an unpatterned, or blank wafer-like, appearance is used 30 in accordance with the invention to mark an endpoint for the CMP process. When this endpoint is detected, only a thin layer of metal 225 above the dielectric layer needs to be polished off, as shown in Fig. 5. This thin layer can be removed in a matter of seconds, depending upon the slurry used and the abrasive rate of the polishing pad. In one embodiment of the invention the slurry will remove a copper layer at an average rate of approximately 2000 Å per minute,

causing only a few seconds of polishing to be necessary once the endpoint is detected. In other embodiments, the slurry may remove the metal layer at a faster or slower rate.

In one embodiment of the invention, an unpatterned, or blank-wafer-like, appearance can be determined with a naked human eye. In other embodiments, defect metrology using 5 defect inspection tools such as those manufactured by KLA (e.g., KLA 2135) or Inspex (e.g., Inspex TPC85), as are known in the art, can be used to detect the endpoint described above. Defect metrology is used, as is known in the art, to register a pattern and/or to detect any deviation in a pattern on a wafer. Therefore, a defect metrology system is utilized in one embodiment of the invention to monitor the surface of the wafer during polishing. For instance, 10 when the defect metrology system detects a change from a patterned appearance to a substantially unpatterned appearance on the wafer surface, the system can trigger a signal that serves as an endpoint signal. In using defect metrology, sensors could be placed under the polishing pad in some embodiments of the invention, or the wafer could be oscillated off of the platen and an image taken for comparison by a computer to other images of unpatterned 15 surfaces in other embodiments. Still other embodiments of the invention may utilize other methods known in the art of monitoring the surface pattern appearance.

Once a blank-wafer-like appearance is detected, then depending on the polishing pad, the polish rate, and the metal being polished, the additional time to remove the rest of the layer can be determined and optimized. Thus, using an endpoint detection method in accordance 20 with the invention, a much smaller uncertainty in the CMP stopping point can be achieved than when using some conventional processes.

In some embodiments of the invention, which utilize a barrier layer 220, two polishing steps may be used: one for the metal layer 225 and a second, which polishes at a different rate than the first, for the barrier layer 220. In such a case, once a blank-wafer-like appearance is 25 detected, the polish of the metal layer can continue for a short time as discussed above. Then a second polish at a different rate can be used to finish removing portions of the barrier layer 220. Such a second polish will also take only a short time as the barrier layer is typically 100-300 Å.

Fig. 8 shows the steps as used in a method in accordance with the invention. A semiconductor wafer 202 is provided, which generally includes a substrate and may also 30 include active device layers, insulating layers, and/or conducting layers. A dielectric layer 210 is formed on semiconductor wafer 202 by growth or deposition, resulting in the structure shown in Fig. 8a. The dielectric layer 210 is then etched as is generally known in the art, to form trenches 215, which may have varying widths. The resulting structure is shown in Fig. 8b. A metal layer 225 is formed over the patterned surface of the dielectric layer 210. The metal will 35 conform to the pattern etched in the dielectric layer 210 as shown in Fig. 8c. Optionally, in

some embodiments, a barrier layer may be formed on the patterned dielectric layer 210 prior to forming the metal layer 225, as discussed previously. The metal layer 225 is then polished using a CMP process and apparatus as described with respect to Fig. 1. With reference to Fig. 8d, an endpoint is determined when a blank-wafer-like appearance is detected, i.e., when only a 5 smooth metal layer without pattern is observed. Polishing of the wafer surface stops shortly thereafter to result in Fig. 8e.

In alternative embodiments of the invention, the process as described with respect to Fig. 8 may be performed in a somewhat reverse manner. In other words, rather than starting with a patterned surface and detecting an unpatterned surface as an endpoint, an alternative 10 embodiment of the invention will start with a substantially unpatterned surface and detect a patterned surface as the endpoint. For instance, referring to Fig. 9, when dielectric layer 910 is etched only with narrow trenches, e.g., for forming contacts, when metal layer 925 is deposited, the metal layer may initially appear substantially like a blank wafer, with little to no pattern 15 visible. Once polished sufficiently, however, a pattern on the wafer surface will be visible, indicating an endpoint to the polish process.

Thus, a method in accordance with the invention has been described which monitors the wafer surface for changes in appearance. Such changes can be from a patterned surface to a substantially unpatterned surface and vice versa. Some embodiments of the invention may even monitor for changes in pattern, i.e., monitor for a change from a first patterned surface to a 20 second patterned surface. Once a particular change in surface appearance is detected, an endpoint to the CMP process is indicated.

Using a method in accordance with the invention has resulted in good "dishing" in the semiconductor wafer. Referring to Fig. 10, "dishing" is an indentation in the surface of the metal regions formed in trenches 215. The "dishing" phenomena occurs because often the 25 metal will be polished at a faster rate than the dielectric. A small amount of "dishing", as obtained when using a method in accordance with the invention, indicates that the CMP process has been stopped at an appropriate point. If the CMP process were to continue, "dishing" would become much more pronounced -- an undesirable effect.

It should be understood that the particular embodiments described above are only 30 illustrative of the principles of the present invention, and various modifications could be made by those skilled in the art without departing from the scope and spirit of the invention. For instance, such a process could be used with the CMP of any opaque layer, and the invention should not be construed as being limited to the CMP of copper, aluminum, or metals in general. Thus, the scope of the present invention is limited only by the claims that follow.

CLAIMS

What is claimed is:

1. A method of fabricating a semiconductor integrated circuit, comprising the steps of:

5

(a) polishing a semiconductor wafer (202) using a CMP process wherein said semiconductor wafer has a surface appearance (210, 215, 225); and

(b) detecting a CMP process endpoint by detecting a change in said surface 10 appearance.

2. The method of claim 1, further including the step of stopping the step of polishing subsequent to said step (b).

15

3. The method of claim 1, wherein step (b) includes detecting said change when said surface appearance has changed from a patterned appearance to a substantially unpatterned appearance.

20

4. The method of claim 1, wherein step (b) includes detecting said change when said surface appearance has changed from a substantially unpatterned appearance to a patterned appearance.

5. The method of claim 1, wherein said step (b) is carried out using a defect metrology process.

25

6. A method of fabricating a semiconductor integrated circuit on a semiconductor wafer (202) having a layer (210) formed thereon said layer having varying elevations (215), comprising the steps of:

30

(a) forming a conformal layer (225) over said layer having varying elevations;
(b) polishing said conformal layer using a CMP process; and
(c) monitoring for a CMP process endpoint by comparing a surface appearance of said semiconductor wafer to an endpoint surface appearance.

7. The method of claim 6, wherein in step (c), said endpoint surface appearance is a substantially blank-wafer-like appearance.

8. The method of claim 6, wherein said conformal layer is opaque.

5

9. The method of claim 8, wherein said having said conformal layer is a conformal metal layer.

10. The method of claim 6, wherein said step (c) includes optically viewing the surface of said semiconductor wafer.

11. The method of claim 10, wherein said step of optically viewing is performed by a machine, wherein said machine takes an image of said wafer and compares said image to a stored image.

15

12. A method of fabricating an integrated circuit on a semiconductor wafer (202), comprising the steps of:

20

- (a) forming, over said semiconductor wafer, a dielectric layer (210) having trenches (215) formed therein;
- (b) forming a conformal metal layer (225) over said dielectric layer such that the metal layer fills said trenches and forms a patterned surface appearance on said semiconductor wafer;
- (c) performing a CMP process on said semiconductor wafer;
- (d) stopping said CMP process after detection of a substantially unpatterned surface appearance on said semiconductor wafer.

25

13. A method of fabricating an integrated circuit on a semiconductor wafer (202), comprising the steps of:

30

- (a) forming, over said semiconductor wafer, a dielectric layer (210), having trenches (215) formed therein;
- (b) forming a conformal metal layer (225) over said dielectric layer such that the metal layer fills said trenches and forms a substantially unpatterned surface appearance on said semiconductor wafer;
- (c) performing a CMP process on said semiconductor wafer; and

- (d) stopping said CMP process after detection of a patterned surface appearance on said semiconductor wafer.

1/6




FIG. 1

2/6

FIG. 2



210

FIG. 3

210

3/6





FIG. 4



4/6

FIG. 7





FIG. 6



5/6




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 8E

6/6

FIG. 9





FIG. 10



INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 98/25938

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 G01B21/08 G01B11/06

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 G01B H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X A	US 5 169 491 A (T.T. DOAN) 8 December 1992 see the whole document; see figures 1-4	1,2,6,7 8-13
X	EP 0 352 740 A (APPLIED MATERIALS INC.) 31 January 1990 see the whole document; see figures 1-6	1,2,4
X	PATENT ABSTRACTS OF JAPAN vol. 97, no. 3, 31 March 1997 & JP 08 292012 A (NEC CORP.), 5 November 1996 see abstract	1,2,5

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
15 March 1999	22/03/1999
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Visser, F

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 98/25938

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 14, no. 348 (E-0957), 27 July 1990 & JP 02 122524 A (FUJITSU LTD.), 10 May 1990 see abstract	1
X,P	EP 0 866 496 A (LUCENT TECHNOLOGIES INC.) 23 September 1998 see the whole document; see figures 1-11	1,2,4
A	GB 2 291 194 A (HYUNDAI ELECTRONICS INDUSTRIES CO. LTD.) 17 January 1996 see the whole document; see figures 1-3	1-13

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inte

nat Application No

PCT/US 98/25938

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
US 5169491	A	08-12-1992	NONE		
EP 352740	A	31-01-1990	US 4927485 A AT 137606 T DE 68926368 D DE 68926368 T JP 1978470 C JP 2196906 A JP 7006771 B		22-05-1990 15-05-1996 05-06-1996 28-11-1996 17-10-1995 03-08-1990 30-01-1995
EP 866496	A	23-09-1998	JP 11031840 A		02-02-1999
GB 2291194	A	17-01-1996	CN 1122912 A		22-05-1996